Register Allocation in the LLVM Backend GPU Divergence in AMD CDNA 3 - StructurizeCFG Pass CFG Construction via Recursive Disassembly of ELF Binaries Introduction to DataFlow Analysis Control Flow Flattening using LLVM Pass

Inside the Memory Hierarchy and Model of AMD CDNA GPUs